

PATENT APPLICATION

**METHOD AND APPARATUS FOR RAPID COOLDOWN
OF ANNEALED WAFER**

Inventors: Chia-Chu Kuo, a citizen of the Republic of China, residing at 18 Zhang Jiang Rd., Pudong New Area, Shanghai 201203, China

Assignee: Semiconductor Manufacturing International Corporation
18 Zhang Jiang Rd.
Pudong New Area, Shanghai 201203, China

Entity: Large

**METHOD AND APPARATUS FOR RAPID COOLDOWN
OF ANNEALED WAFER**

CROSS-REFERENCES TO RELATED APPLICATIONS

5 [0001] NOT APPLICABLE

STATEMENT AS TO RIGHTS TO INVENTIONS MADE UNDER
FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

[0002] NOT APPLICABLE

10

REFERENCE TO A "SEQUENCE LISTING," A TABLE, OR A
COMPUTER

PROGRAM LISTING APPENDIX SUBMITTED ON A COMPACT DISK.

[0003] NOT APPLICABLE

15

BACKGROUND OF THE INVENTION

[0004] The present invention is directed to integrated circuits and their processing for the manufacture of semiconductor devices. More particularly, the invention provides a method and apparatus for rapid cool-down of annealed wafer for the manufacture of integrated circuits. Merely by way of example, the invention has been applied to spike anneals for source and drain dopant activation for the manufacture of integrated circuits. But it would be recognized that the invention has a much broader range of applicability.

20

[0005] Integrated circuits or "ICs" have evolved from a handful of interconnected devices fabricated on a single chip of silicon to millions of devices. Current ICs provide performance and complexity far beyond what was originally imagined. In order to achieve improvements in complexity and circuit density (i.e., the number of devices capable of being packed onto a given chip area), the size of the smallest device feature, also known as the device "geometry", has become smaller with each generation of ICs. Semiconductor devices are now being fabricated with features less than a quarter of a micron across.

25

[0006] Increasing circuit density has not only improved the complexity and performance of ICs but has also provided lower cost parts to the consumer. An IC fabrication facility can cost hundreds of millions, or even billions, of dollars. Each fabrication facility will have a

30

certain throughput of wafers, and each wafer will have a certain number of ICs on it. Therefore, by making the individual devices of an IC smaller, more devices may be fabricated on each wafer, thus increasing the output of the fabrication facility. Making devices smaller is very challenging, as each process used in IC fabrication has a limit. That is to say, a given process typically only works down to a certain feature size, and then either the process or the device layout needs to be changed. An example of such a limit is the cool-down rate of annealed wafers used for the manufacture of integrated circuits.

[0007] Fabrication of custom integrated circuits using chip foundry services has evolved over the years. Fabless chip companies often design the custom integrated circuits. Such custom integrated circuits require a set of custom masks commonly called “reticles” to be manufactured. A chip foundry company called Semiconductor International Manufacturing Company (SMIC) of Shanghai, China is an example of a chip company that performs foundry services. Although fabless chip companies and foundry services have increased through the years, many limitations still exist. For example, the limited cool-down rate of annealed wafer cannot usually effectively control thermal budget of anneals. These and other limitations are described throughout the present specification and more particularly below.

[0008] Figure 1 is a simplified diagram for wafer temperature during furnace anneal or rapid thermal anneal. During wafer anneals, the wafer temperature changes with time. During time period 110, the wafer temperature remains at the pre-anneal temperature.

During time period 120, the wafer temperature increases from the pre-annealed temperature to the anneal temperature. During time period 130, the wafer temperature remains steady at the anneal temperature. During time period 140, the wafer temperature decreases from the anneal temperature to the post-anneal temperature. The post-anneal temperature usually equals the pre-anneal temperature. During time period 150, the wafer temperature remains at the post-anneal temperature. At a feature size of 0.35 μm , time period 130 is usually one or several minutes, and the anneal process is usually performed in a furnace. At a feature size between roughly 0.25 μm and 0.15 μm , time period 130 usually ranges from about 5 seconds to about 30 seconds. The anneal process is usually performed in a single furnace, and is called rapid thermal anneal. As shown in Figure 1, the anneal contributes to the thermal budget in the amount represented by area 160. Area 160 is determined at least in part by the anneal temperature, the length of time period 130, the ramp-up rate during time period 120, and the ramp-down rate during time period 130. In order to reduce feature size, the thermal budget should usually be lowered.

[0009] From the above, it is seen that an improved technique for processing semiconductor devices is desired.

BRIEF SUMMARY OF THE INVENTION

[0010] The present invention is directed to integrated circuits and their processing for the manufacture of semiconductor devices. More particularly, the invention provides a method and apparatus for rapid cool-down of annealed wafer for the manufacture of integrated circuits. Merely by way of example, the invention has been applied to spike anneals for source and drain dopant activation for the manufacture of integrated circuits. But it would be recognized that the invention has a much broader range of applicability.

[0011] In a specific embodiment, the invention provides a method for annealing a semiconductor substrate. The method includes turning on at least one heat source, heating a semiconductor substrate in a chamber, turning off the at least one heat source, and cooling the semiconductor substrate in the chamber. The heating a semiconductor substrate includes raising a temperature of the semiconductor substrate from a first temperature value to a second temperature value. The cooling the semiconductor substrate includes lowering the temperature of the semiconductor substrate from the second temperature value to a third temperature value. Additionally, the heating a semiconductor substrate includes absorbing an energy from the at least one heat source by the semiconductor substrate. Moreover, the cooling the semiconductor substrate includes flowing a first gas in a vicinity of at least one wall of the chamber, flowing a second gas in a vicinity of the at least one heat source, and flowing a third gas in a vicinity of the semiconductor substrate. A first temperature of the first gas is lower than the second temperature value, a second temperature of the second gas is lower than the second temperature value, and a third temperature of the third gas is lower than the second temperature value.

[0012] According to another embodiment, a method for annealing a semiconductor substrate includes heating a semiconductor substrate in a chamber, and cooling the semiconductor substrate in the chamber. The heating a semiconductor substrate includes raising a temperature of the semiconductor substrate from a first temperature value to a second temperature value. The cooling the semiconductor substrate includes lowering the temperature of the semiconductor substrate from the second temperature value to a third temperature value. Additionally, the heating a semiconductor substrate includes absorbing an energy from at least one heat source by the semiconductor substrate. The cooling the semiconductor substrate includes flowing a first gas in a vicinity of at least one wall of the

chamber, flowing a second gas in a vicinity of the at least one heat source, and flowing a third gas in a vicinity of the semiconductor substrate. A first temperature of the first gas is lower than the third temperature value, a second temperature of the second gas is lower than the third temperature value, and a third temperature of the third gas is lower than the third temperature value.

[0013] According to yet another embodiment, a method for annealing a semiconductor substrate includes heating a semiconductor substrate in a chamber and cooling the semiconductor substrate in the chamber. The heating a semiconductor substrate includes raising a temperature of the semiconductor substrate from a first temperature value to a second temperature value. The cooling the semiconductor substrate includes lowering the temperature of the semiconductor substrate from the second temperature value to a third temperature value. Additionally, the heating a semiconductor substrate includes absorbing an energy from at least one lamp by the semiconductor substrate. The cooling the semiconductor substrate includes flowing a first gas in a vicinity of the at least one lamp, and flowing a second gas in a vicinity of the semiconductor substrate. A first temperature of the first gas is lower than the third temperature value, and a second temperature of the second gas is lower than the third temperature value.

[0014] According to yet another embodiment, a method for annealing a semiconductor substrate includes turning on at least one heat source and heating a semiconductor substrate in a chamber. The semiconductor substrate includes a source region and a drain region. The source region includes a source LDD region, and the drain region includes a drain LDD region. Additionally, the method includes turning off the at least one heat source, and cooling the semiconductor substrate in the chamber. The heating a semiconductor substrate includes raising a temperature of the semiconductor substrate from a first temperature value to a second temperature value. The cooling the semiconductor substrate includes lowering the temperature of the semiconductor substrate from the second temperature value to a third temperature value. Moreover, the heating a semiconductor substrate includes absorbing an energy from the at least one heat source by the semiconductor substrate. The cooling the semiconductor substrate includes flowing a first gas in a vicinity of at least one wall of the chamber, flowing a second gas in a vicinity of the at least one heat source, and flowing a third gas in a vicinity of the semiconductor substrate. A first temperature of the first gas is lower than the second temperature value, a second temperature of the second gas is lower than the second temperature value, and a third temperature of the third gas is lower than the second temperature value.

[0015] Many benefits are achieved by way of the present invention over conventional techniques. For example, the present technique provides an easy to use process that relies upon conventional technology. In some embodiments, the method provides rapid cool-down of annealed wafers. Additionally, the method provides a process that is compatible with
5 conventional process technology without substantial modifications to conventional equipment and processes. Depending upon the embodiment, one or more of these benefits may be achieved. These and other benefits will be described in more throughout the present specification and more particularly below.

[0016] Various additional objects, features and advantages of the present invention can be
10 more fully appreciated with reference to the detailed description and accompanying drawings that follow.

BRIEF DESCRIPTION OF THE DRAWINGS

[0017] Figure 1 is a simplified diagram for wafer temperature during furnace anneal or
15 rapid thermal anneal;

[0018] Figure 2 is a simplified diagram for a semiconductor device using spike anneal during fabrication;

[0019] Figure 3 is a simplified diagram for wafer temperature during spike anneal;

[0020] Figure 4 is a simplified diagram for a processing apparatus capable of performing
20 spike anneals;

[0021] Figure 5 is a measured diagram for wafer temperature as a function of time during spike anneal;

[0022] Figure 6 is a simplified apparatus for rapid cooling down of annealed wafer according to one embodiment of the present invention;

[0023] Figure 7 is a simplified apparatus for rapid cooling down of annealed wafer according to another embodiment of the present invention;

[0024] Figure 8 is a simplified method for rapid cooling down of annealed wafer according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0025] The present invention is directed to integrated circuits and their processing for the manufacture of semiconductor devices. More particularly, the invention provides a method and apparatus for rapid cool-down of annealed wafer for the manufacture of integrated

circuits. Merely by way of example, the invention has been applied to spike anneals for source and drain dopant activation for the manufacture of integrated circuits. But it would be recognized that the invention has a much broader range of applicability.

[0026] Figure 2 is a simplified diagram for a semiconductor device using spike anneal during fabrication. This diagram is merely an example, which should not unduly limit the scope of the claims herein. Device 200 includes gate 210, insulating layer 220, spacers 230 and 232, drain 240, and source 250. Drain 240 includes drain LDD region 242, and source 250 includes source LDD region 252. During the fabrication of device 200, drain 240 and source 250 are usually annealed in order to activate dopants in these two regions. To activate the dopants, drain 240 and source 250 are usually annealed at an elevated anneal temperature. If the anneal temperature is not sufficiently high, the dopants usually cannot be effectively activated.

[0027] Another requirement of the anneal process is to limit the diffusion of dopants in order to control thickness of drain 240 and thickness of source 250, especially thickness of LDD drain region 242 and thickness of LDD source region 252. The diffusion usually increases exponentially with anneal temperature and anneal time. To control diffusion, the anneal temperature and the anneal time should usually be limited. But the anneal temperature needs to be sufficiently high to effectively activate dopants; thus the anneal time needs to be shortened. Reduction of the anneal time may be achieved by using spike anneal. As noted above and further emphasized here, device 200 in Figure 2 is only an example. One of ordinary skill in the art would recognize many variations, alternatives, and modifications.

[0028] Figure 3 is a simplified diagram for wafer temperature during spike anneal. This diagram is merely an example, which should not unduly limit the scope of the claims herein. During wafer anneals, wafer temperature changes with time. During time period 310, the wafer temperature remains at the pre-anneal temperature. During time period 320, the wafer temperature increases from the pre-anneal temperature to the anneal temperature. At time t_0 , the wafer temperature reaches the anneal temperature. During time period 330, the wafer temperature decreases from the anneal temperature to the post-anneal temperature. During time period 340, the wafer temperature remains at the post-anneal temperature. The post-anneal temperature may equal or differ from the pre-anneal temperature. For example, the spike anneal is used for a feature size equal to or smaller than $0.1\ \mu\text{m}$. As shown in Figure 3, the spike anneal contributes to the thermal budget in the amount represented by area 350. Area 350 is determined at least in part by the anneal temperature, the ramp-up rate during

time period 320, and the ramp-down rate during time period 330. In order to reduce area 350, the ramp-up rate and ramp-down rate should usually be increased.

[0029] Figure 4 is a simplified diagram for a processing apparatus capable of performing spike anneals. This diagram is merely an example, which should not unduly limit the scope of the claims herein. Apparatus 400 includes at least lamps 410, quartz chamber 420, wafer support 430, and wafer temperature sensor 440. During spike anneal, wafer 450 is placed onto wafer support 430. In time period 320, lamps 410 are usually turned on in order to heat up wafer 440. In time period 330, lamps 410 are usually turned off in order to allow wafer 440 to cool down. Additionally, gas 460 flows through the vicinity of wafer 450 in order to improve the ramp-down rate. Gas 460 is usually at room temperature and composed of nitrogen, helium, or other gas.

[0030] Figure 5 is a measured diagram for wafer temperature as a function of time during spike anneal. This diagram is merely an example, which should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many variations, alternative, and modification. As shown in Figure 5, diagram 500 includes a vertical temperature axis and a horizontal time axis. Curve 510 represents the target wafer temperature as a function of time. Curves 520 represents the measured wafer temperature as a function of time. Curves 520 are measured by temperature sensors located at various parts of wafer 440. As shown in Figure 5, each of curves 520 has the ramp-up rate significantly higher than the ramp-down rate. In order to reduce the anneal temperature, the ramp-down rate needs to be increased.

[0031] The limited ramp-down rate may result from several mechanisms. As shown in Figure 4, during the ramping down, lamps 410 are turned off. Nonetheless lamps 410 still have an elevated temperature in comparison to the post-anneal temperature. Additionally, quartz chamber 420 is also hotter than the post-anneal temperature. Hence lamps 410 and quartz chamber 420 remain as heat sources which hamper the cooling down of wafer 450.

[0032] Figure 6 is a simplified apparatus for rapid cooling down of annealed wafer according to one embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. As shown in Figure 6, apparatus 600 includes lamps 610, reflector plate 620, and temperature probes 630. Lamps 610 may be tungsten-halogen lamps, or other lamps. During the spike anneal, wafer 640 should be heated up and cooled down. Temperature probes 630 measure wafer temperature at various locations. During cooling down of wafer 640, gas 650 flows through vicinity of

lamps 610. Additionally gas 660 also flows through vicinity of wafer 640. Gases 650 and 660 each include nitrogen, helium, or combination thereof. The flow rates of gases 650 and 660 ranges from 5 slm to 30 slm respectively. The temperatures of gases 650 and 660 may be adjusted to below room temperature, such as -10°C.

5 **[0033]** Figure 7 is a simplified apparatus for rapid cooling down of annealed wafer according to another embodiment of the present invention. This diagram is merely an example, which should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. Apparatus 700 includes at least lamps 710, quartz chamber 720, wafer support 730, and wafer temperature
10 sensor 740. During spike anneal, wafer 750 is placed onto wafer support 730. During the spike anneal, wafer 750 should be heated up and cooled down. Temperature sensor 740 measures wafer temperature. During cooling down of wafer 750, gas 760 flows through vicinity of wafer 750. Additionally gas 770 flows through vicinity of walls of quartz chamber 720. Moreover gas 780 flows through vicinity of lamps 710. Gases 760, 770 and
15 780 each include nitrogen, helium, or combination thereof. The flow rates of gases 760, 770 and 780 ranges from 5 slm to 30 slm respectively. The temperatures of gases 760, 770 and 780 may be adjusted to below room temperature, such as -10°C.

[0034] Figure 8 is a simplified method for rapid cooling down of annealed wafer according to an embodiment of the present invention. This diagram is merely an example, which
20 should not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many variations, alternatives, and modifications. Method 800 includes process 810 for turning on at least one heat source, process 820 for heating a semiconductor substrate in a chamber, process 830 for turning off at least one heat source, and process 840 for cooling the semiconductor substrate with gas flow. Although the above has been shown using processes
25 810, 820, 830 and 840, there can be many alternatives, modifications, and variations. For example, some of the functional components may be expanded and/or combined. Other functional components may be inserted to those noted above. A process for maintaining the temperature of the semiconductor substrate at the anneal temperature value may be inserted between processes 820 and 830. Depending upon the embodiment, the specific functional
30 component may be replaced. Further details of these functional components are found throughout the present specification and more particularly below.

[0035] At process 810, at least one heat source is turned on. For example, the at least one heat source includes lamps 610 as shown in Figure 6 or lamps 710 as shown in Figure 7. At

process 820, the semiconductor substrate absorbs the energy from the at least one heat source. The temperature of the semiconductor substrate increases from the pre-anneal temperature to the anneal temperature. The semiconductor substrate may include various device components. For example, the semiconductor substrate includes a source region with a source LDD region and a drain region with a drain LDD region. At process 830, the at least one heat source is turned off. For example, the at least one heat source includes lamps 610 as shown in Figure 6 or lamps 710 as shown in Figure 7.

[0036] At process 840, the temperature of the semiconductor substrate decreases from the anneal temperature to the post-anneal temperature. The post-anneal temperature is usually lower than the anneal temperature. Additionally, the post-anneal temperature may equal the anneal temperature. Also at process 840, a first gas flows in the vicinity of at least one wall of the chamber, a second gas flows in the vicinity of the at least one heat source, and a third gas flows in the vicinity of the semiconductor substrate. The temperatures of the first gas, the second gas, and the third gas each is lower than the post-anneal temperature. For example, the temperatures of the first gas, the second gas, and the third gas each equal -10°C. The first gas, the second gas, and the third gas may each include nitrogen, helium, or other gas component.

[0037] As discussed above and further emphasized here, one of ordinary skill in the art would recognize many variations, alternatives, and modifications. For example, at process 840, only one or two of the three gases are used. As another example, the temperatures of the three gases have different temperature values. Usually, a gas with a lower temperature can improve the cooling rate of the semiconductor substrate more effectively than a gas with a higher temperature. Moreover, the apparatuses described in Figures 6 and 7 can perform all or some processes described above.

[0038] It is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.